# Highly Extendable Interleaved High Step-Up Boost Converter with Automatic Current Balancing and Reduced Semiconductor Voltage Stresses for Renewable Energy Systems 

Kakeru Koyama<br>Department of Electrical and Electronic Engineering<br>Ibaraki University<br>Ibaraki, Japan<br>20nm620s@vc.ibaraki.ac.jp

Yoshiya Tada<br>Department of Electrical<br>and Electronic Engineering<br>Ibaraki University<br>Ibaraki, Japan<br>18nm6371@vc.ibaraki.ac.jp

Masatoshi Uno<br>Department of Electrical and Electronic Engineering<br>Ibaraki University<br>Ibaraki, Japan<br>masatoshi.uno.ee@vc.ibaraki.ac.jp


#### Abstract

Boost converters with a high step-up conversion ratio, and a large input current capability are needed for lowvoltage renewable energy resources, such as photovoltaic panels and fuel cells, to be connected to the grid. Interleaved converters consisting of parallel-connected multiple converters are a suitable topology for low-voltage large input current applications. Conventional interleaved converters, however, face a variety of challenges, such as the necessity of additional current control loops to actively balance multiple phase currents, high voltage stresses of semiconductors, insufficient step-up conversion ratios, and poor flexibility to be applied to various renewable energy sources. This paper proposes a highly extendable interleaved high step-up boost converter with an automatic current balancing capability and reduced voltage stresses of semiconductors, thanks to added capacitors. Step-up conversion ratios and input current capacities of the proposed converters can be arbitrarily enhanced by extending the number of the voltage multiplier (VM) stages and phases, respectively. The experimental results of a $350-\mathrm{W}$ prototype demonstrated that in addition to the automatic current balancing capability, step-up conversion ratios could be arbitrarily changed by extending the VM stages.


Keywords-Automatic current balancing, boost converter, high extendibility, high step-up converter, interleaved converter.

## I. Introduction

Increasing concerns over global warming and the depletion of fossil fuels have been driving vigorous research and development efforts on alternative energy sources with low carbon emissions. Among them are photovoltaic (PV) panels and fuel-cells that have been gaining considerable attention. Fig. 1 shows a typical grid-connected renewable energy system. In this system, the 400 V DC bus is installed so as to be connected to the grid via the inverter. In general, since PV panels and fuel-cells are low-voltage energy sources (c.a., 20-40 V), high step-up boost converters are necessary to step up these voltages to 400 V . In addition, these boost converters should be capable of large input currents because of the huge voltage gap between their input and output.

Interleaved converters [1]-[4], [12]-[14] consisting of parallel-connected multiple converters have been widely employed for large input current applications. These converters operating out of phase at the same frequency can reduce the current ripples of the input and output ports and enhance the current capacity. Gain characteristics of parallelconnected phases are imbalanced to some extent due to minor mismatches among phases, such as duty cycles $d$ and component tolerances. Inductor currents (hereafter call 'phase current') are imbalanced due to the mismatched gain


Fig. 1. Typical grid-connected renewable energy system.
characteristics, resulting in the current concentration and the increased current stresses of components. Phase currents of traditional interleaved converters are balanced by actively adjusting $d$ of each phase so as to match the gain characteristics. This current balancing method, however, needs additional feedback control loops and current sensors, increasing the system complexity and cost [1].

Interleaved converters with an automatic current balancing capability have been proposed to reduce the system complexity and cost [2]-[4]. Although the magnetic coupling technique achieves the automatic phase current balancing [2], an increased circuit volume due to additional bulky magnetic components is cited as a top concern. The automatic current balancing techniques based on the charge conservation of capacitors have also been proposed [3], [4]. In addition to the reduced circuit volume compared to [2], these techniques can arbitrarily extend the number of phases without impairing the automatic current balancing capability.

Meanwhile, the voltage stresses of switches and diodes of conventional boost converters [1] are equal to a full output voltage $V_{\text {out }}$. In general, switches' on-resistance is proportional to the 2.2-2.6th power of its breakdown voltage, and hence resistances of high voltage switches are prone to soar. The higher the voltage stresses of diodes, the higher will be the forward-voltage drop. Consequently, high voltage stresses of switches and diodes tend to lower power conversion efficiencies of converters.

The conventional boost converters [1] with a voltage conversion ratio of $V_{\text {out }} / V_{\text {in }}=1 /(1-d)$ (where $V_{\text {in }}$ is an input voltage) must operate with extremely high duty cycles (i.e., $d$ $\geq 0.90$ ) to step up $20-40 \mathrm{~V}$ input voltage to 400 V bus voltage. The extreme duty cycle operations increase current ripples, current stresses of components, and losses.

High step-up converters using coupled-inductors [5]-[9], and switched capacitor structures [10]-[14] reportedly realize high voltage conversion ratios with avoiding extreme duty cycle operations. Coupled-inductors can arbitrarily change voltage conversion ratios by adjusting these turns ratio [5]-[9].

These topologies, however, face challenges of the increased design difficulty of integrated magnetics and a poor extendibility. Meanwhile, switched capacitors [10]-[14] improve design flexibility and circuit extendibility because their conversion ratios can be arbitrarily changed by adding a voltage multiplier (VM) consisting of capacitors and diodes.

The two-phase interleaved switched capacitor converters [12]-[14] not only achieve an automatic current balancing but also arbitrarily enhance their step-up conversion ratios by adding the VM stages. However, their phase currents cannot be balanced depending on the number of VM stages. The modified topology [13] can reduce capacitor voltage stresses, but semiconductor voltage stresses are prone to increase, resulting in lower efficiency under heavy load conditions than that of [12]. Furthermore, the input and output ports of this converter do not share the same ground [13], likely limiting its applications. A topology in [14], on the other hand, can arbitrarily enhance the current capacity and the step-up conversion ratio by extending the number of phases and VM stages, respectively. However, since capacitor voltage stresses soar as the number of VM stages increases, the converter needs to be redesigned with properly selecting capacitors depending on applications, impairing the extendibility.

This paper proposes a highly extendable interleaved high step-up boost converter with an automatic current balancing and reduced voltage stresses of semiconductors. The proposed converter is derived from a combination of an interleaved boost converter and VM stages. Phase currents are automatically balanced without feedback control loops nor current sensors due to the charge conservation of capacitors, achieving the reduced system complexity and cost by eliminating the feedback control loop. In addition, the current capacity and step-up conversion ratio of the proposed converter can be arbitrarily enhanced by extending the number of phases and VM stages, respectively. Thanks to the enhanced design flexibility, the proposed converter can be applied to various kinds of low-voltage large-current renewable energy sources.

The rest of this paper is organized as follows. Section II presents the circuit description and discusses the extendibility of the proposed converter. Section III explains the detailed operation analysis. Quantitative comparisons of various topologies will be performed in Section IV, followed by the experimental verification based on a $350-\mathrm{W}$ prototype in Section V.

## II. Proposed Interleaved Boost Converters

## A. Circuit Description

Fig. 2 shows three typical examples of proposed interleaved boost converters. The proposed ones consist of multiple phases and VM stages. In the three-phase three-stage (3p-3s) topology in Fig. 2(a), for example, Phase A comprises components with a subscript ' A ', and the first stage consists of components with subscript ' 1 ' (i.e., $\mathrm{D}_{\mathrm{A} 1}-\mathrm{D}_{\mathrm{C} 1} \mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ ).

The number of stages and phases can be arbitrarily changed to obtain desired step-up conversion ratios and current capacities, respectively, as will be discussed in Section II-C. Extended topologies are exemplified in Figs. 2(b) and (c). Extending phases and stages enhance current capacities and step-up conversion ratios, respectively, allowing the proposed converters to flexibly be adopted to renewable energy sources.


Fig. 2. Proposed interleaved boost converters: (a) 3p-3s, (b) 3p-4s, and (c) 4p-3s topologies.

## B. Features

Except for the input and output smoothing capacitors, $\mathrm{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$, all capacitors in the VM are charged to $V_{i n} /(1-d)$, as will be discussed in Section III-A. Therefore, a step-up conversion ratio of the $3 \mathrm{p}-3 \mathrm{~s}$ topology is $3 /(1-d)$, which is triple that of conventional interleaved boost converters [1]. The higher step-up conversion allows to avoid extreme duty cycle operations and to reduce current ripples, current stresses of components, and losses. Section III-B will discuss the detailed analysis of the conversion ratios.

Voltage stresses of switches and diodes in the conventional interleaved boost converters [1] are equal to $V_{\text {out }}$. In the proposed converter, on the other hand, the voltage stresses can be reduced lower than two-thirds of $V_{\text {out }}$ thanks to $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$. The reduced voltage stresses of switches and diodes translate to low on-resistance and low forward-voltage, respectively. Theoretical voltage stresses of the switches and diodes will be analyzed in Section III-C.

Regardless of mismatch in $d$ and component tolerances among phases, the phase current $i_{L j}$ (where $j$ is $\mathrm{A}, \mathrm{B}$, or C ) can be automatically balanced thanks to the charge conservation of $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$. In other words, no additional feedback control loops nor current sensors are necessary for current balancing, reducing the system complexity and cost by eliminating the current balancing feedback control loop. Section III-D will explain the current balancing mechanism.


Fig. 3. Theoretical key waveforms.

## C. Extendibility

Step-up conversion ratios of the proposed converters can be arbitrarily enhanced by extending VM stages. In comparison with the 3p-3s topology in Fig. 2(a), a step-up conversion ratio of the 3p-4s topology in Fig. 2(b) is enhanced to be $4 /(1-d)$ due to the increased number of the VM stage. A step-up conversion ratio of a converter with $M$ stages can be generalized as $M /(1-d)$.

The proposed converters can arbitrarily change its current capacities by extending the number of phases. The current capacity of the 4 p-3s topology in Fig. 2(c), for example, can process larger current than does the $3 \mathrm{p}-3 \mathrm{~s}$ topology because of the increased number of phases connected in parallel.

In summary, the proposed converters can adjust step-up conversion ratios and current capacities by extending the VM stages and phases, respectively. Hence, thanks to the design flexibility, the proposed converter can be applied to renewable energy sources with low-voltage large-current characteristics.

## III. Operation analysis

In this section, the operation analysis is performed for the $3 p-3 s$ topology. Three switches $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ operate with an interleaving manner $120^{\circ}$ out of phase, and $d$ of $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ must be larger than 0.33 for the interleaving operation and automatic current balancing. Operation principles vary depending on whether a duty cycle condition falls into $0.33<$ $d<0.67$ or $0.67 \leq d<1$. The operation analysis is performed only for the case of $0.67 \leq d<1$, due to the page limitation.

The theoretical key operation waveforms and current flows are shown in Figs. 3 and 4, respectively. $v_{Q}$ is the drainsource voltage of switches, $v_{D 1}-v_{D 3}$ are voltages of diodes. $d_{A^{-}}$ $d_{C}$ are duty cycles of $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}, q_{A}-q_{C}$ are the amounts of the charge stored in capacitors with subscripts ' A ', ' B ', and ' C ', respectively, and $T_{S}$ is the switching period. Capacitances of $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$ are assumed large enough, and their voltages are constant. Forward-voltages of diodes are neglected to simplify the analysis.

## A. Operational Mode Analysis and Current Flows

The operation modes are divided into four based on switching states.

Mode 1 [Fig. 4(a)]: $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ are on. The input voltage $V_{\text {in }}$ is applied to $\mathrm{L}_{\mathrm{A}}-\mathrm{L}_{\mathrm{C}}$, and the phase currents of $i_{L A}-i_{L C}$ linearly increase. All diodes are reversed biased and do not conduct. $\mathrm{C}_{\text {out }}$ supplies the current to the load.


Fig. 4. Current flows of the 3p-3s topology in (a) Mode 1, (b) Mode 2, (c) Mode 3, and (d) Mode 4.

Mode 2 [Fig. 4(b)]: $\mathrm{Q}_{\mathrm{B}}$ and $\mathrm{Q}_{\mathrm{C}}$ are still on, and $\mathrm{Q}_{\mathrm{A}}$ is turned off. $i_{L B}$ and $i_{L C}$ still linearly increase, whereas $i_{L A}$ starts decreasing. $\mathrm{D}_{\mathrm{A} 1}, \mathrm{D}_{\mathrm{B} 3}$, and $\mathrm{D}_{\mathrm{C} 2}$ are forward biased, and $i_{L A}$ charges $\mathrm{C}_{\mathrm{A} 1}$ and $\mathrm{C}_{\mathrm{A} 2}$, and discharges $\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{C} 2}$.

Mode 3 [Fig. 4(c)]: $\mathrm{Q}_{B}$ is off, $\mathrm{Q}_{\mathrm{A}}$ and $\mathrm{Q}_{\mathrm{C}}$ are on. $\mathrm{L}_{\mathrm{B}}$ discharges, and its current $i_{L B}$ linearly decreases. $\mathrm{D}_{\mathrm{A} 2}, \mathrm{D}_{\mathrm{B} 1}$, and $\mathrm{D}_{\mathrm{C} 3}$ are forward biased. $i_{L B}$ charges $\mathrm{C}_{\mathrm{B} 1}$ and $\mathrm{C}_{\mathrm{B} 2}$, and discharges $\mathrm{C}_{\mathrm{A} 1}$ and $\mathrm{C}_{\mathrm{A} 2}$.

Mode 4 [Fig. 4(d)]: $\mathrm{Q}_{\mathrm{C}}$ is off, and $\mathrm{Q}_{\mathrm{A}}$ and $\mathrm{Q}_{\mathrm{B}}$ are on. $i_{L C}$ linearly decreases. $\mathrm{D}_{\mathrm{A} 3}, \mathrm{D}_{\mathrm{B} 2}$, and $\mathrm{D}_{\mathrm{C} 1}$ are forward biased, and $i_{L C}$ charges $\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{C} 2}$, and discharges $\mathrm{C}_{\mathrm{B} 1}$ and $\mathrm{C}_{\mathrm{B} 2}$.

When one of three switches is off, $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$, and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$ charge or discharge. As shown in Fig. 3, off periods of $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ are $\left(1-d_{A}\right) T_{S},\left(1-d_{B}\right) T_{S}$, and $\left(1-d_{C}\right) T_{S}$, respectively. The voltsec balance on $L_{A}-L_{C}$ yields the following equation

$$
\begin{equation*}
d_{j} T_{S} V_{i n}+\left(1-d_{j}\right) T_{S}\left(V_{i n}-V_{C j 1}\right)=0 \tag{1}
\end{equation*}
$$

where $j$ is A, B, or C , and $V_{C A 1}-V_{C C 1}$ are the voltages of $\mathrm{C}_{\mathrm{A} 1}-$ $\mathrm{C}_{\mathrm{C} 1}$, respectively. Rearrangement of (1) yields

$$
\begin{equation*}
V_{C j 1}=\frac{V_{i n}}{1-d_{j}} \tag{2}
\end{equation*}
$$

The voltages of $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}, V_{C A 2}-V_{C C 2}$, are derived by applying the volt-sec balances on $\mathrm{L}_{\mathrm{A}}-\mathrm{L}_{\mathrm{C}}$, respectively. From the Kirchhoff's voltage law at Mode 2-4, $V_{C A 2}-V_{C C 2}$ are

$$
\begin{align*}
V_{C j 2} & =V_{C l 1}-V_{C j 1}+\frac{V_{i n}}{1-d_{j}} \\
& =\frac{V_{i n}}{1-d_{l}} \quad(l=C, A, B) \tag{3}
\end{align*}
$$

where $l$ is C when $j$ is A .
In summary, given that all duty cycles are identical as $d_{A}$ $=d_{B}=d_{C}=d$, (2), and (3) can be generalized as

$$
\begin{equation*}
V_{c j n}=\frac{V_{i n}}{1-d} \quad(n=1,2) \tag{4}
\end{equation*}
$$

## B. Step-Up Conversion Ratio

This section derives step-up conversion ratios of the 3p3 s and $3 \mathrm{p}-4 \mathrm{~s}$ topologies, and finally generalize for the $M$ stage topology. All the circuit elements are assumed to be ideal, and all duty cycles $d_{A}-d_{C}$ are equal to $d$.

As shown in Fig. 4, drain-source voltages of $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ (i.e., $\left.v_{Q A}-v_{Q C}\right)$ are equivalent to $V_{C A 1}-V_{C C 1}$, respectively. The following equation is derived by (4), as

$$
\begin{equation*}
v_{Q j}=\frac{V_{i n}}{1-d} \tag{5}
\end{equation*}
$$

$V_{\text {out }}$ of the $3 \mathrm{p}-3$ s topology can be derived from the sum of voltages of switches and VM capacitors. $V_{\text {out }}$ in Mode 2 [see Fig. 4(b)], for example, is the sum of $v_{Q A}, V_{C C 1}$, and $V_{C C 2} . V_{\text {out }}$ in Modes 3 and 4 can be obtained similarly. Combining (4) and (5) yields the following equation,

$$
\begin{equation*}
V_{o u t}=v_{Q j}+V_{C l 1}+V_{C l 2}=\frac{3 V_{\text {in }}}{1-d} \tag{6}
\end{equation*}
$$

Thus, a step-up conversion ratio of the $3 \mathrm{p}-3 \mathrm{~s}$ topology is three times higher than that of the conventional boost converters [1].

The larger the number of VM stages, the higher will be the step-up conversion ratios. Thanks to the increase in VM stages, $V_{\text {out }}$ of 3p-4s topology in Fig. 2(b) is enhanced to be

$$
\begin{equation*}
V_{o u t}=v_{Q j}+V_{C l 1}+V_{C l 2}+V_{C l 3}=\frac{4 V_{i n}}{1-d} \tag{7}
\end{equation*}
$$

where $V_{C A 3}-V_{C C 3}$ are the voltages of third-stage capacitors (i.e., $\mathrm{C}_{\mathrm{A} 3}-\mathrm{C}_{\mathrm{C} 3}$ ). Thus, $V_{\text {out }}$ of the topology with the $M$ stage VM is generalized as

$$
\begin{align*}
V_{o u t} & =v_{Q j}+V_{C l 1}+V_{C l 2}+\cdots+V_{C l(M-1)} \\
& =\frac{M V_{i n}}{1-d} . \tag{8}
\end{align*}
$$

This equation suggests that the proposed converter can arbitrarily change step-up conversion ratios by adjusting $M$.

## C. Voltage Stresses of Switches and Diodes

This section derives the maximum voltage stresses of switches and diodes in the $3 \mathrm{p}-3 \mathrm{~s}$ and $3 \mathrm{p}-4 \mathrm{~s}$ topologies. All the circuit elements are assumed to be ideal, and thus all duty cycles $d_{A}-d_{C}$ are equal to $d$.

From (4) and (5), $v_{Q A}-v_{Q C}$ in the $3 \mathrm{p}-3 \mathrm{~s}$ topology are equivalent to $V_{C A 1}-V_{C C 1}$, respectively, and thus $v_{Q j}$ is reduced lower than one-third of $V_{\text {out }} . V_{\text {out }}$ determines the voltages of diodes (i.e., $v_{D A 1}-v_{D C 1}, v_{D A 2}-v_{D C 2}$, and $v_{D A 3}-v_{D C 3}$ ), $V_{C A 1}-V_{C C 1}$, and $V_{C A 2}-V_{C C 2} . v_{D A 1}$, for example, is the sum of $V_{C B 1}$ and $V_{C B 2}$
[see Fig. 4(c)]. $v_{D A 2}$ and $v_{D A 3}$ are the subtraction of $V_{C A 1}$ from $V_{\text {out }}$, and of $V_{C B 1}$ and $V_{C B 2}$ from $V_{\text {out }}$ [see Figs. 4(d), and (b)], respectively. Combining (4) and (6) yields

$$
\begin{align*}
& v_{D j 1}=V_{C k 1}+V_{C k 2}=\frac{2 V_{i n}}{1-d}(k=B, C, A)  \tag{9}\\
& v_{D j 2}=V_{o u t}-V_{C j 1}=\frac{2 V_{i n}}{1-d}  \tag{10}\\
& v_{D j 3}=V_{o u t}-\left(V_{C k 1}+V_{C k 2}\right)=\frac{V_{\text {in }}}{1-d} \tag{11}
\end{align*}
$$

where $k$ is B when $j$ is A .
Hence, combining (5), (6), and (9)-(11), the voltages of $\mathrm{D}_{\mathrm{A} 1}-\mathrm{D}_{\mathrm{C} 1}, \mathrm{D}_{\mathrm{A} 2}-\mathrm{D}_{\mathrm{C} 2}$, and $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}, \mathrm{D}_{\mathrm{A} 3}-\mathrm{D}_{\mathrm{C} 3}$ in the $3 \mathrm{p}-3 \mathrm{~s}$ topology are reduced lower than two-thirds and one-third of $V_{\text {out }}$, respectively.

Although detailed derivation is omitted due to the page limitation, the maximum voltage stresses in the $3 \mathrm{p}-4 \mathrm{~s}$ topology can be derived similarly to those of the $3 \mathrm{p}-3 \mathrm{~s}$ topology. From (5) and (7), $v_{Q j}$ is lower than one-fourth of $V_{\text {out }}$. $v_{D j 1}$ is given by (9), and $v_{D j 2}, v_{D j}$, and the voltages of $\mathrm{D}_{A 4}-\mathrm{D}_{\mathrm{C} 4}$, $v_{D A 4}-v_{D C 4}$, are

$$
\begin{align*}
& v_{D j 2}=V_{C l 1}+V_{C l 2}+V_{C l 3}-V_{C j 1}=\frac{2 V_{i n}}{1-d}  \tag{12}\\
& v_{D j 3}=V_{\text {out }}-\left(V_{C j 1}+V_{C j 2}\right)=\frac{2 V_{i n}}{1-d}  \tag{13}\\
& v_{D j 4}=V_{\text {out }}-\left(V_{C l 1}+V_{C l 2}+V_{C l 3}\right)=\frac{V_{\text {in }}}{1-d} . \tag{14}
\end{align*}
$$

From (5), (7), (9), and (12)-(14), the voltages of $\mathrm{D}_{\mathrm{Al}}-\mathrm{D}_{\mathrm{Cl}}$, $\mathrm{D}_{\mathrm{A} 2}-\mathrm{D}_{\mathrm{C} 2}, \mathrm{D}_{\mathrm{A} 3}-\mathrm{D}_{\mathrm{C} 3}$, and $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}, \mathrm{D}_{\mathrm{A} 4}-\mathrm{D}_{\mathrm{C} 4}$ in the $3 \mathrm{p}-4 \mathrm{~s}$ topology are reduced lower than one-half and one-fourth of $V_{\text {out }}$, respectively.

The voltage stresses of switches and diodes in the proposed converters can be reduced lower than two-thirds of $V_{\text {out }}$, whereas those in the traditional converter are $V_{\text {out }}$. The more the number of VM stages, the lower will be the voltage stresses of switches and diodes. Hence, low-voltage semiconductor devices with low on-resistance and low forward-voltage can be used.

## D. Current Balancing Mechanism

In the proposed converters, the phase current $i_{L j}$ can be automatically balanced thanks to the charge conservation of VM capacitors. This section demonstrates the current balancing mechanism using charge vector analysis [15] based on Kirchhoff's current law. This analysis is applied to derive the unique amounts of charge in the $3 \mathrm{p}-3 \mathrm{~s}$ topology. To simplify the analysis, $\mathrm{L}_{\mathrm{A}}-\mathrm{L}_{\mathrm{C}}$ are treated as constant current sources. Mode 1 is irrelevant to current balancing and therefore is omitted. $d_{A}-d_{C}$ are assumed equal to $d$.

Fig. 5 illustrates the equivalent circuits and charge flows in Modes 2-4. Diodes and switches in the equivalent circuits are omitted to simplify them. $I_{L A}-I_{L C}$, and $q_{A 1}-q_{C 1}, q_{A 2}-q_{C 2}$ are defined as the averaged phase currents and the amounts of the charge delivered via $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$, respectively. $I_{\text {out }}$ is an output current, and R is a load resistance. Applying the Kirchhoff's current law at nodes a-f yields

$$
\left\{\begin{array}{l}
0=q_{A}-q_{A 1}+q_{A 2}-q_{C 1}  \tag{15}\\
0=-q_{A 2}+q_{C 1}-q_{C 2} \\
0=q_{A 1}-q_{A 2}-q_{B 2} \\
0=q_{B}-q_{A 1}-q_{B 1}+q_{B 2} \\
0=q_{B 1}-q_{B 2}-q_{C 2} \\
0=q_{C}-q_{B 1}-q_{C 1}+q_{C 2}
\end{array}\right.
$$



Fig. 5. Equivalent circuits and charge flows in (a) Mode 2, (b) Mode 3, and (c) Mode 4.

Assuming that the load is a constant current source, $q_{A 2}=$ $q_{B 2}=q_{C 2}$, yielding

$$
\left\{\begin{array}{l}
0=q_{A 2}-q_{B 2}  \tag{16}\\
0=q_{A 2}-q_{C 2}
\end{array}\right.
$$

$I_{\text {out }}$ is defined as

$$
\begin{equation*}
I_{\text {out }}=q_{A 2}+q_{B 2}+q_{C 2} \tag{17}
\end{equation*}
$$

Combining (15)-(17) yields

$$
\left[\begin{array}{c}
0  \tag{18}\\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
I_{\text {out }}
\end{array}\right]=\left[\begin{array}{ccccccccc}
1 & 0 & 0 & -1 & 1 & 0 & 0 & -1 & 0 \\
0 & 0 & 0 & 0 & -1 & 0 & 0 & 1 & -1 \\
0 & 0 & 0 & 1 & -1 & 0 & -1 & 0 & 0 \\
0 & 1 & 0 & -1 & 0 & -1 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & -1 & 0 & -1 \\
0 & 0 & 1 & 0 & 0 & -1 & 0 & -1 & 1 \\
0 & 0 & 0 & 0 & 1 & 0 & -1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & -1 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1
\end{array}\right]\left[\begin{array}{c}
q_{A} \\
q_{B} \\
q_{C} \\
q_{A 1} \\
q_{A 2} \\
q_{B 1} \\
q_{B 2} \\
q_{C 1} \\
q_{C 2}
\end{array}\right]
$$

Providing $I_{\text {out }}$ with (18) yields all amounts of charges depicted in Fig. 5. Applying $I_{o u t}=3$ into (18), for example, yields $\left[q_{A}, q_{B}, q_{C}, q_{A 1}, q_{A 2}, q_{B 1}, q_{B 2}, q_{C 1}, q_{C 2}\right]^{\mathrm{T}}=[3,3,3,2,1$, $2,1,2,1]^{\mathrm{T}}$, and therefore, $q_{A}-q_{C}$ are equal.

The amount of charge can be converted into the current by the following equation

$$
\begin{equation*}
I_{L j}=\frac{q_{j}}{1-d} . \tag{19}
\end{equation*}
$$

From (18), $q_{A}-q_{C}$ are equal, and hence, $I_{L A}-I_{L C}$ are matched. Thus, $i_{L j}$ can be automatically balanced thanks to the charge conservation of $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{A} 2}-\mathrm{C}_{\mathrm{C} 2}$.

If all the circuit components are ideal, $I_{L A}-I_{L C}$ are completely matched. In the actual circuits, however, $I_{L A}-I_{L C}$ are slightly imbalanced due to the mismatched $d$ and component tolerances among phases. When the off periods of $\mathrm{Q}_{\mathrm{A}}-\mathrm{Q}_{\mathrm{C}}$ [see Fig. 3] are $\left(1-d_{A}\right) T_{s},\left(1-d_{B}\right) T_{s}$, and $\left(1-d_{C}\right) T_{s}$, respectively, the following equation is

$$
\begin{equation*}
q_{j}=\left(1-d_{j}\right) T_{s} I_{L j} . \tag{20}
\end{equation*}
$$

According to (18), $q_{A}-q_{C}$ are equal, and therefore, the following equation is given by using (20), as

$$
\begin{equation*}
\left(1-d_{A}\right) T_{S} I_{L A}=\left(1-d_{B}\right) T_{S} I_{L B}=\left(1-d_{C}\right) T_{S} I_{L C} \tag{21}
\end{equation*}
$$

If all duty cycles are identical, the averaged phase currents can be generalized as $I_{L}$. Given that $d_{A}-d_{C}$ are mismatched as $d_{A}=d-\Delta d$, and $d_{B}=d_{C}=d, I_{L B}$ and $I_{L C}$ can be balanced as $I_{L}$, where $\Delta d$ is an error in $d$ due to the non-ideality of microcontrollers and gate drives. (21) can be rewritten as

$$
\begin{equation*}
(1-d+\Delta d) I_{L A}=(1-d) I_{L} \tag{22}
\end{equation*}
$$

Rearrangement of (22) produces

$$
\begin{equation*}
\frac{I_{L A}}{I_{L}}=\frac{1-d}{1-d+\Delta d} . \tag{23}
\end{equation*}
$$

(23) represents the degree of the phase current imbalance because of the error $\Delta d$. To verify the automatic current balancing capability, $d_{A}$ is assumed to be intentionally severely mismatched to $d$. Applying $\Delta d=0.01$ and $d=0.82$ into (23) yields approximately equal to 0.95 , implying the $5 \%$ imbalance between $I_{L A}$ and $I_{L}$. The phase currents of the conventional converters cannot be balanced under the same degree of the mismatched $d$, resulting in the extreme current concentration. On the other hand, the phase currents of the proposed converter are balanced with the error of merely $5 \%$. Thus, the phase currents of the proposed one can be automatically balanced despite the severely mismatched $d$.

Component tolerances, such as inductances, onresistances of switches, and forward-voltages of diodes, cause a slight imbalance of the phase currents. If inductances are mismatched, the peak phase currents are imbalanced. Meanwhile, the averaged phase currents are not imbalanced because voltages of parallel-connected inductors are equal. If on-resistances of switches or forward-voltages of diodes are mismatched, voltages of inductors are not equal due to the mismatch in the voltage drop of switches and diodes, resulting in the phase currents to be slightly imbalanced. This current imbalance would be minor enough compared to the phase current imbalance caused by the mismatched $d$, and can be neglected. Therefore, component tolerances no longer affect the current balancing capability in the proposed converter.

In summary, thanks to the charge conservation of the VM capacitors, the phase current $i_{L j}$ can be automatically balanced regardless of the mismatched $d$ and component tolerances among phases. Hence, additional feedback control loops and current sensors are not needed for current balancing, reducing the system complexity and cost.

## IV. Quantitative Comparison of Various Topologies

## A. Total Device Power Rating

Total Device Power Rating (TDPR) is used as an index to quantitatively compare different topologies from the viewpoint of semiconductor volt-amp stresses [16]. TDPR is the sum of maximum volt-amp stresses of all semiconductor devices normalized by the input or output power and is defined as

$$
\begin{equation*}
T D P R=\sum_{\text {ALL MOSFETS }}^{\text {ALL DIODES }} \left\lvert\, \frac{V_{\text {max }} I_{\text {max }}}{V_{\text {in }} I_{\text {in }}}\left(=\frac{V_{\text {max }} I_{\text {max }}}{V_{\text {out }} I_{\text {out }}}\right)\right. \tag{24}
\end{equation*}
$$

where $V_{\max }$ and $I_{\max }$ are the maximum voltage and current stresses, respectively, and $I_{i n}$ is an input current. In general, the lower value of TDPR, the lower will be the power conversion losses [16]. Currents flowing through switches and diodes are constant to simplify the analysis. $d_{A}-d_{C}$ and $I_{L A}-I_{L C}$ are equal to $d$ and $I_{L}$, respectively.

Table I illustrates the maximum volt-amp stresses of switches and diodes in the proposed converters. This section
derives only the maximum volt-amp stresses in the $3 \mathrm{p}-3 \mathrm{~s}$ topology due to the page limitation. The maximum voltage stresses of switches and diodes can be obtained, as described in Section III-C. All diode currents are automatically balanced thanks to the charge conservation of VM capacitors. In addition to the demonstration of this balancing mechanism, the maximum current stresses of switches and diodes are derived by using charge vector analysis [15]. As shown in Figs 4(a), and 5(a), when $I_{o u t}$ is 3, the charge flows into $\mathrm{D}_{\mathrm{A} 1}$ and $\mathrm{D}_{\mathrm{C} 2}$ are derived from (18), as

$$
\begin{gather*}
q_{A}-q_{C 1}=1  \tag{25}\\
q_{C 1}-q_{C 2}=1 \tag{26}
\end{gather*}
$$

The charge flow into $\mathrm{D}_{\mathrm{B} 3}$ is equivalent to the charge delivered via $\mathrm{C}_{\mathrm{C} 2}$. From (18), (25), and (26), the charge flows into $\mathrm{D}_{\mathrm{A} 1}, \mathrm{D}_{\mathrm{C} 2}$, and $\mathrm{D}_{\mathrm{B} 3}$ are equal, and therefore, their currents are balanced as $I_{L} / 3$. Their maximum current stresses are $I_{i n} / 9$ because $I_{L}$ is $I_{i n} / 3$. As the current flowing through $\mathrm{Q}_{\mathrm{B}}$ is equivalent to those through $\mathrm{D}_{\mathrm{A} 1}, \mathrm{D}_{\mathrm{C} 2}$, and Phase B , the maximum current stress of $\mathrm{Q}_{\mathrm{B}}$ is $5 / 9 \mathrm{I}_{i n}$. Although the detailed derivation is omitted due to the page limitation, those of all switches and diodes can be obtained similarly.

## B. TDPRs of Various Topologies

TDPRs of the proposed converters and the conventional converter [1] are compared in Fig. 6. TDPRs of the proposed ones are lower than that of the conventional one at a given step-up conversion ratio. Thanks to the reduced volt-amp stresses of all semiconductor devices, the proposed ones can reduce TDPRs as the number of VM stages increases. Meanwhile, when topologies with the stages are the same (e.g., the $3 \mathrm{p}-3 \mathrm{~s}$ and $4 \mathrm{p}-3 \mathrm{~s}$ ), TDPRs of these topologies are equal. These results mean the number of phases is irrelevant to TDPR. Therefore, phase numbers of the proposed ones should be determined by desired current capacities.

## V. Experimental Results

## A. Prototype

Fig. 7. illustrates a photograph of a $350-\mathrm{W}$ prototype for the $3 \mathrm{p}-4 \mathrm{~s}$ topology. The component values of the prototype are listed in Table II. The number of VM stages in the prototype can be arbitrarily changed up to the four stages. The prototype was designed for $V_{\text {in }}=24 \mathrm{~V}, V_{\text {out }}=400 \mathrm{~V}$, and the switching frequency was 100 kHz .

## B. Measured Waveforms

The measured key waveforms in the $3 \mathrm{p}-3$ s topology at the full load of $350-\mathrm{W}$ are shown in Fig. 8. These waveforms were in good agreement with the theoretical ones shown in Fig. 3. The prototype demonstrated that the voltages of switches and diodes were suppressed to less than two-thirds of the output voltage, and the phase currents were automatically balanced.

## C. Automatic Current Balancing

Based on the measured waveforms of $i_{L A}-i_{L C}$ in the $3 \mathrm{p}-3 \mathrm{~s}$ topology, the averaged phase currents $I_{L A}-I_{L C}$ were calculated from the following equation

$$
\begin{equation*}
I_{L j}=\frac{1}{T_{S}} \int_{0}^{T_{S}} i_{L j} d t \tag{27}
\end{equation*}
$$

Fig. 9 shows the calculated $I_{L A}-I_{L C} . I_{L A}-I_{L C}$ were precisely balanced with errors less than $2 \%$ over the output power range. Hence, $i_{L A}-i_{L C}$ were automatically balanced regardless of the mismatched $d$ and component tolerances.

TABLE I
Maximum Volt-Amp Stresses of The Proposed Converters

|  |  | Components |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{Q}_{\mathrm{j}}$ | $\mathrm{D}_{\mathrm{j} 1}$ | $\mathrm{D}_{\mathrm{i} 2}$ | $\mathrm{D}_{\mathrm{j} 3}$ | $\mathrm{D}_{\mathrm{j} 4}$ |
| $\begin{aligned} & \hline 3 \mathrm{p}- \\ & 2 \mathrm{~s} \end{aligned}$ | $V_{\text {max }}$ | $V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $V_{i n} /(1-d)$ | - | , |
|  | $I_{\text {max }}$ | $I_{\text {in }} / 2$ | $I_{\text {in }} / 6$ | $I_{i n} / 6$ | , |  |
| $\begin{gathered} 4 \mathrm{p}- \\ 2 \mathrm{~s} \\ \hline \end{gathered}$ | $V_{\text {max }}$ | $V_{\text {in }} /(1-d)$ | $2 V_{i n} /(1-d)$ | $V_{i n} /(1-d)$ | , | , |
|  | $I_{\text {max }}$ | $3 I_{i n} / 8$ | $I_{\text {in }} / 8$ | $I_{\text {in }} / 8$ | , | , |
| $\begin{aligned} & 3 \mathrm{p}- \\ & 3 \mathrm{~s} \end{aligned}$ | $V_{\text {max }}$ | $V_{\text {in }} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $V_{i n} /(1-d)$ | , |
|  | $I_{\text {max }}$ | $5 I_{i n} / 9$ | $I_{\text {in }} / 9$ | $I_{\text {in }} / 9$ | $I_{\text {in }} / 9$ |  |
| $\begin{gathered} 4 \mathrm{p}- \\ 3 \mathrm{~s} \\ \hline \end{gathered}$ | $V_{\text {max }}$ | $V_{\text {in }} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $V_{i n} /(1-d)$ | - |
|  | $I_{\text {max }}$ | $5 I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | , |
| $\begin{gathered} 3 \mathrm{p}- \\ 4 \mathrm{~s} \end{gathered}$ | $V_{\text {max }}$ | $V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $V_{i n} /(1-d)$ |
|  | $I_{\text {max }}$ | $7 I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ | $I_{\text {in }} / 12$ |
| $\begin{gathered} 4 \mathrm{p}- \\ 4 \mathrm{~s} \\ \hline \end{gathered}$ | $V_{\text {max }}$ | $V_{\text {in }} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{i n} /(1-d)$ | $2 V_{\text {in }} /(1-d)$ | $V_{i n} /(1-d)$ |
|  | $I_{\text {max }}$ | $7 I_{\text {in }} / 16$ | $I_{\text {in }} / 16$ | $I_{\text {in }} / 16$ | $I_{\text {in }} / 16$ | $I_{\text {in }} / 16$ |



Fig. 6. TDPRs as a function of step-up conversion ratios.


Fig. 7. Photograph of $350-\mathrm{W}$ prototype for the $3 \mathrm{p}-4 \mathrm{~s}$ topology.
TABLE II
Component Values of The Prototype

| Components | Value |
| :---: | :---: |
| Switches | MOSFET, STB57N65M5, $R_{\text {on }}=63 \mathrm{~m} \Omega$ |
| $\mathrm{~L}_{\mathrm{A}}-\mathrm{L}_{\mathrm{C}}$ | Inductor, 60B683C, $68 \mu \mathrm{H}$ |
| $\mathrm{C}_{\mathrm{A} 1}-\mathrm{C}_{\mathrm{C} 3}$ | Ceramic Capacitor, $2.2 \mu \mathrm{~F} \times 4$ |
| $\mathrm{D}_{\mathrm{A} 1}-\mathrm{D}_{\mathrm{C} 3}$ | Schottky Diode, SCS212AJ, $V_{F}=1.35 \mathrm{~V}$ |
| $\mathrm{D}_{\mathrm{A} 4}-\mathrm{D}_{\mathrm{C} 4}$ | Schottky Diode, STPS2200, $V_{F}=0.58 \mathrm{~V}$ |
| $\mathrm{C}_{\text {in }}$ | Ceramic Capacitor, $10 \mu \mathrm{~F} \times 5$ |
| $\mathrm{C}_{\text {out }}$ | Aluminum Electrolytic Capacitor, $100 \mu \mathrm{~F}$ |



Fig. 8. Measured key waveforms: (a) $v_{Q A}-v_{Q C}$, (b) $v_{D A 1}-v_{D C 1}$, (c) $v_{D A 2}-$ $v_{D C 2}$, (d) $v_{D A 3}-v_{D C 3}$, and (e) $i_{L A}-i_{L C}$.

## D. Output Characteristics

Fig. 10 shows the output characteristics of the $3 \mathrm{p}-3 \mathrm{~s}$ and $3 \mathrm{p}-4 \mathrm{~s}$ topologies and the conventional boost converters [1]. Step-up conversion ratios of the $3 \mathrm{p}-3 \mathrm{~s}$ and $3 \mathrm{p}-4 \mathrm{~s}$ topologies were three and four times higher than that of the conventional ones, respectively. The proposed converter could arbitrarily change step-up conversion ratios by extending the VM stages.

## E. Power Conversion Efficiency

The measured power conversion efficiencies of the $3 \mathrm{p}-3 \mathrm{~s}$ topology and [13] are compared in Fig.11. In the 3p-3s topology, the peak efficiency at $220-\mathrm{W}$ was as high as $92.89 \%$. The efficiency of the 3p-3s topology was higher than that of [13] under heavy load conditions because semiconductor volt-amp stresses are lower than [13].

## VI. Conclusion

This paper has proposed the highly extendable interleaved high step-up boost converter for renewable energy systems. The proposed converter achieves the automatic current balancing and the reduced semiconductor voltage stresses. The number of VM stages and phases can be arbitrarily enhanced to obtain desired step-up conversion ratios and current capacities, respectively.

The quantitative result verified TDPRs of the proposed converters are lower than that of the conventional converter at the given step-up conversion ratio. The experimental results demonstrated the phase currents were automatically balanced, and the step-up conversion ratios could be arbitrarily changed by extending the VM stage.

Our future works include loss analysis and development of higher power conversion efficiency.

## References

[1] H. C. Chen, C. Y. Lu, and U. S. Rout, "Decoupled Master-Slave Current Balancing Control for Three-Phase Interleaved Boost Converters," IEEE Trans. Power Electron., vol. 33, no. 5, pp. 36833687, May 2018.
[2] K. I. Hwu, and Y. H. Chen, "Applying Differential-Mode Transformer to Current Sharing With Current Ripple Considered," IEEE Trans. Power Electron., vol. 58, no. 7, pp. 2755-2771, July 2011.
[3] M. Uno, M. Inoue, Y. Sato, and H. Nagata, "Bidirectional Interleaved PWM Converter with High Voltage-Conversion Ratio and Automatic Current Balancing Capability for Single-Cell Battery Power System in Small Scientific Satellites," Energies, 2702, Nov. 2018.
[4] K. I. Hwu, W. Z. Jiang, and P. Y. Wu, "An Expandable Four-Phase Interleaved High Step-Down Converter With Low Switch Voltage Stress and Automatic Uniform Current Sharing," IEEE Trans. Power Electron., vol. 63, no. 10, pp. 6064-6072, Oct. 2016.
[5] A. M. S. S. Andrade, E. Mattos, L. Schuch, H. L. Hey, and M. L. S. Martins, "Synthesis and Comparative Analysis of Very High Step-Up DC-DC Converters Adopting Coupled-Inductor and Voltage Multiplier Cells," IEEE Trans. Power Electron., vol. 33, no. 7, pp. 5880-5897, Jul. 2018.
[6] H. Ardi, and A. Ajami, "Study on a High Voltage Gain SEPIC-Based DC-DC Converter With Continuous Input Current for Sustainable Energy Applications," IEEE Trans. Power Electron., vol. 33, no. 12, pp. 10403-10409, Dec. 2018.
[7] B. C. Barry, J. G. Hayes, M. S. Rylko, R. Stala, A. Penczek, A. Mondzik, and R. T. Ryan, "Small-Signal Model of the Two-Phase Interleaved Coupled-Inductor Boost Converter," IEEE Trans. Power Electron., vol. 33, no. 9, pp. 8052-8064, Sep. 2018.
[8] H. Liu, Z. Zhou, K. Liu, P. C. Loh, W. Wang, D. Xu, and F. Blaabjerg, "A Family of High Step-Up Coupled-Inductor Impedance-Source Inverters With Reduced Switching Spikes," IEEE Trans. Power


Fig. 9. Measured phase currents.


Fig. 10. Experimental and theoretical step-up conversion ratios.


Fig. 11. Measured power conversion efficiency curve of the $3 \mathrm{p}-3 \mathrm{~s}$ topology and that of [13].

Electron., vol. 33, no. 11, pp. 9116-9121, Nov. 2018.
[9] G. Spiazzi, D. Biadene, S. Marconi, and A. Bevilacqua, "Nonisolated High-Step-up DC-DC Converter With Minimum Switch Voltage Stress," IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1470-1480, Feb. 2019.
[10] Y. Zhang, Y. Gao, L. Zhou, and M. Sumner, "A Switched-Capacitor Bidirectional DC-DC Converter With Wide Voltage Gain Range for Electric Vehicles With Hybrid Energy Sources," IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9459-9469, Nov. 2018.
[11] S. Xiong, and S. C. Tan, "Cascaded High-Voltage-Gain Bidirectional Switched-Capacitor DC-DC Converters for Distributed Energy Resources Applications," IEEE Trans. Power Electron., vol. 32, no. 2, pp. 1220-1231, Feb. 2017.
[12] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC-DC Converter With High Voltage Gain and Two Input Boost Stages," IEEE Trans. Power Electron., vol. 31, no. 6, pp. 4206-4215, Jun. 2016.
[13] B. P. Baddipadiga, and M. Ferdowsi, "A High-Voltage-Gain DC-DC Converter Based on Modified Dickson Charge Pump Voltage Multiplier," IEEE Trans. Power Electron., vol. 32, no. 10, pp. 77077715, Oct. 2017.
[14] J. Chen, D. Sha, Y. Yan, B. Liu, and X. Liao, "Cascaded High Voltage Conversion Ratio Bidirectional Nonisolated DC-DC Converter With Variable Switching Frequency," IEEE Trans. Power Electron., vol. 33, no. 2, pp. 1399-1409, Feb. 2018.
[15] S. R. Pasternak, M. H. Kiani, J. S. Rentmeister, and J. T. Stauth, "Modeling and Performance Limits of Switched-Capacitor DC-DC Converters Capable of Resonant Operation With a Single Inductor," IEEE Trans. Power Electron., vol. 5, no. 4, pp. 1746-1760, Dec. 2017.
[16] M. D. Seeman, and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, Mar. 2008.

